NST3946DP6T5G

Dual Complementary General Purpose Transistor

The NST3946DP6T5G device is a spin−off of our popular SOT−23/SOT−323/SOT−563 three−leaded device. It is designed for general purpose amplifier applications and is housed in the SOT−963 six−leaded surface mount package. By putting two discrete devices in one package, this device is ideal for low−power surface mount applications where board space is at a premium.

Features

- h_{FE}, 100−300
- Low $V_{CE(sat)}$, ≤ 0.4 V
- Reduces Board Space and Component Count
- NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q101 Qualified and PPAP Capable
- These Devices are Pb−Free, Halogen Free and are RoHS Compliant

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector−Emitter Voltage	V_{CEO}	40	Vdc
Collector−Base Voltage	V_{CBO}	60	Vdc
Emitter−Base Voltage	V_{EBO}	6.0	Vdc
Collector Current − Continuous	I_C	200	mAdc
Electrostatic Discharge HBM MM	ESD Class	2 B	

THERMAL CHARACTERISTICS

Characteristic (Single Heated)	Symbol	Max	Unit
Total Device Dissipation T_A = 25°C Derate above 25°C (Note 1)	P_D	240 1.9	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 1)	$R_{\theta JA}$	520	°C/W
Total Device Dissipation T_A = 25°C Derate above 25°C (Note 2)	P_D	280 2.2	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	446	°C/W
Characteristic (Dual Heated) (Note 3)	**Symbol**	**Max**	**Unit**
Total Device Dissipation T_A = 25°C Derate above 25°C (Note 1)	P_D	350 2.8	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 1)	$R_{\theta JA}$	357	°C/W
Total Device Dissipation T_A = 25°C Derate above 25°C (Note 2)	P_D	420 3.4	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	297	°C/W
Junction and Storage Temperature Range	T_J, T_{stg}	−55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. FR−4 @ 100 mm^2, 1 oz. copper traces, still air.
2. FR−4 @ 500 mm^2, 1 oz. copper traces, still air.
3. Dual heated values assume total power is sum of two equally powered channels

ON Semiconductor®

http://onsemi.com



NST3946DP6T5G*

*Q1 PNP
Q2 NPN



SOT−963
CASE 527AD

MARKING DIAGRAM



L = Device Code
(180° Clockwise Rotation)
M = Date Code
▪ = Pb−Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping[†]
NST3946DP6T5G	SOT−963 (Pb−Free)	8000/Tape & Reel
NSVT3946DP6T5G	SOT−963 (Pb−Free)	8000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector−Emitter Breakdown Voltage (Note 4)	$V_{(BR)CEO}$			Vdc
(I_C = 1.0 mAdc, I_B = 0) (NPN)		40	−	
(I_C = −1.0 mAdc, I_B = 0) (PNP)		−40	−	
Collector−Base Breakdown Voltage	$V_{(BR)CBO}$			Vdc
(I_C = 10 μAdc, I_E = 0) (NPN)		60	−	
(I_C = −10 μAdc, I_E = 0) (PNP)		−40	−	
Emitter−Base Breakdown Voltage	$V_{(BR)EBO}$			Vdc
(I_E = 10 μAdc, I_C = 0) (NPN)		6.0	−	
(I_E = −10 μAdc, I_C = 0) (PNP)		−5.0	−	
Collector Cutoff Current	I_{CEX}			nAdc
(V_{CE} = 30 Vdc, V_{EB} = 3.0 Vdc) (NPN)		−	50	
(V_{CE} = −30 Vdc, V_{EB} = −3.0 Vdc) (PNP)		−	−50	
ON CHARACTERISTICS (Note 4)				
DC Current Gain	h_{FE}			−
(I_C = 0.1 mAdc, V_{CE} = 1.0 Vdc) (NPN)		40	−	
(I_C = 1.0 mAdc, V_{CE} = 1.0 Vdc)		70	−	
(I_C = 10 mAdc, V_{CE} = 1.0 Vdc)		100	300	
(I_C = 50 mAdc, V_{CE} = 1.0 Vdc)		60	−	
(I_C = 100 mAdc, V_{CE} = 1.0 Vdc)		30	−	
(I_C = −0.1 mAdc, V_{CE} = −1.0 Vdc) (PNP)		60	−	
(I_C = −1.0 mAdc, V_{CE} = −1.0 Vdc)		80	−	
(I_C = −10 mAdc, V_{CE} = −1.0 Vdc)		100	300	
(I_C = −50 mAdc, V_{CE} = −1.0 Vdc)		60	−	
(I_C = −100 mAdc, V_{CE} = −1.0 Vdc)		30	−	
Collector−Emitter Saturation Voltage	$V_{CE(sat)}$			Vdc
(I_C = 10 mAdc, I_B = 1.0 mAdc) (NPN)		−	0.2	
(I_C = 50 mAdc, I_B = 5.0 mAdc)		−	0.3	
(I_C = −10 mAdc, I_B = −1.0 mAdc) (PNP)		−	−0.25	
(I_C = −50 mAdc, I_B = −5.0 mAdc)		−	−0.4	
Base−Emitter Saturation Voltage	$V_{BE(sat)}$			Vdc
(I_C = 10 mAdc, I_B = 1.0 mAdc) (NPN)		0.65	0.85	
(I_C = 50 mAdc, I_B = 5.0 mAdc)		−	0.95	
(I_C = −10 mAdc, I_B = −1.0 mAdc) (PNP)		−0.65	−0.85	
(I_C = −50 mAdc, I_B = −5.0 mAdc)		−	−0.95	

4. Pulse Test: Pulse Width ≤ 300 μs; Duty Cycle ≤ 2.0%.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted) (Continued)

Characteristic			Symbol	Min	Max	Unit
SMALL−SIGNAL CHARACTERISTICS						
Current−Gain − Bandwidth Product			f_T			MHz
(I_C = 10 mAdc, V_{CE} = 20 Vdc, f = 100 MHz)		(NPN)		200	−	
(I_C = −10 mAdc, V_{CE} = −20 Vdc, f = 100 MHz)		(PNP)		250	−	
Output Capacitance			C_{obo}			pF
(V_{CB} = 5.0 Vdc, I_E = 0, f = 1.0 MHz)		(NPN)		−	4.0	
(V_{CB} = −5.0 Vdc, I_E = 0, f = 1.0 MHz)		(PNP)		−	4.5	
Input Capacitance			C_{ibo}			pF
(V_{EB} = 0.5 Vdc, I_C = 0, f = 1.0 MHz)		(NPN)		−	8.0	
(V_{EB} = −0.5 Vdc, I_C = 0, f = 1.0 MHz)		(PNP)		−	10.0	
Noise Figure			NF			dB
(V_{CE} = 5.0 Vdc, I_C = 100 μAdc, R_S = 1.0 k Ω, f = 1.0 kHz)		(NPN)		−	5.0	
(V_{CE} = −5.0 Vdc, I_C = −100 μAdc, R_S = 1.0 k Ω, f = 1.0 kHz)		(PNP)		−	4.0	
SWITCHING CHARACTERISTICS						
Delay Time	(V_{CC} = 3.0 Vdc, V_{BE} = −0.5 Vdc)	(NPN)	t_d	−	35	ns
	(V_{CC} = −3.0 Vdc, V_{BE} = 0.5 Vdc)	(PNP)		−	35	
Rise Time	(I_C = 10 mAdc, I_{B1} = 1.0 mAdc)	(NPN)	t_r	−	35	
	(I_C = −10 mAdc, I_{B1} = −1.0 mAdc)	(PNP)		−	35	
Storage Time	(V_{CC} = 3.0 Vdc, I_C = 10 mAdc)	(NPN)	t_s	−	275	ns
	(V_{CC} = −3.0 Vdc, I_C = −10 mAdc)	(PNP)		−	250	
Fall Time	(I_{B1} = I_{B2} = 1.0 mAdc)	(NPN)	t_f	−	50	
	(I_{B1} = I_{B2} = −1.0 mAdc)	(PNP)		−	50	

NPN TRANSISTOR



Figure 1. Collector Emitter Saturation Voltage vs. Collector Current



Figure 2. DC Current Gain vs. Collector Current

NPN TRANSISTOR



Figure 3. Base Emitter Saturation Voltage vs. Collector Current



Figure 4. Base Emitter Turn−On Voltage vs. Collector Current



Figure 5. Saturation Region



Figure 6. Input Capacitance



Figure 7. Output Capacitance

PNP TRANSISTOR



Figure 8. Collector Emitter Saturation Voltage vs. Collector Current



Figure 9. DC Current Gain vs. Collector Current

PNP TRANSISTOR



Figure 10. Base Emitter Saturation Voltage vs. Collector Current



Figure 11. Base Emitter Turn−On Voltage vs. Collector Current



Figure 12. Saturation Region



Figure 13. Input Capacitance



Figure 14. Output Capacitance

PACKAGE DIMENSIONS

SOT−963

CASE 527AD
ISSUE E



TOP VIEW



SIDE VIEW



BOTTOM VIEW

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS		
DIM	**MIN**	**NOM**	**MAX**
A	0.34	0.37	0.40
b	0.10	0.15	0.20
C	0.07	0.12	0.17
D	0.95	1.00	1.05
E	0.75	0.80	0.85
e	0.35 BSC		
H_E	0.95	1.00	1.05
L	0.19 REF		
L2	0.05	0.10	0.15

ON Semiconductor and ON are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative